




LIBRARY OF THE  
UNIVERSITY OF ILLINOIS  
AT URBANA-CHAMPAIGN

510.84

IL6r

no. 577-582

cop. 2





Digitized by the Internet Archive  
in 2013

<http://archive.org/details/usedescriptionof580cull>













5/0.84  
l6n  
c.580  
sp.2

Math

UIUCDCS-R-73-580

USE AND DESCRIPTION OF THE CALCOMP PROGRAM  
TO DRAW NETWORKS OF LOGIC GATES

by

JAY CULLINEY

June, 1973

THE LIBRARY OF THE

AUG 9 1973

UNIVERSITY OF ILLINOIS  
AT URBANA-CHAMPAIGN



DEPARTMENT OF COMPUTER SCIENCE  
UNIVERSITY OF ILLINOIS AT URBANA-CHAMPAIGN · URBANA, ILLINOIS



UIUCDCS-R-73-580

USE AND DESCRIPTION OF THE CALCOMP PROGRAM  
TO DRAW NETWORKS OF LOGIC GATES

BY

JAY CULLINEY

June, 1973

Department of Computer Science  
University of Illinois at Urbana-Champaign  
Urbana, Illinois 61801

\* Programming work was supported by the National Science Foundation  
under Grant No. NSF GJ-503.



# TABLE OF CONTENTS

Introduction . . . . .	1
Program Size . . . . .	1
General Description. . . . .	1
Limitations. . . . .	2
Exceeding Limitations. . . . .	3
Gate Symbols . . . . .	4
Preparation of Input Cards . . . . .	7
Construction of the Network. . . . .	10
Multiple Output Networks . . . . .	15
Future Modifications . . . . .	16
Computation Time . . . . .	16
Appendices	
Appendix A . . . . .	17
Appendix B . . . . .	30



## Introduction:

The program described in this reference manual was developed as a means to quickly obtain a reasonably precise drawing of a logical network, given a description of that network.

Due to the difficulties involved, the program does not guarantee the most "aesthetically pleasing" arrangement of gates and interconnection lines (e.g., crossovers are not minimized) in each network diagram. However, it is still felt that this program produces network diagrams which are reasonable in appearance (e.g., the method employed for routing interconnections possesses at least some degree of sophistication) and acceptable for general purposes.

Program Size: The program consists of three subroutines. When these are compiled with the Fortran H (opt 2) compiler, the resultant program occupies about 80K bytes of memory. The source deck consists of about 750 cards while the object deck (Fortran H, opt 2) contains about 320 cards.

General Description: Given the following information for each gate in a network, this program positions the gates, labels the gates, and determines interconnection paths among gates such that the paths do not overlap with each other or with gate symbols. Provision is made for several lines of information which may accompany each network.

(The program listing appears in Appendix B.)

- 1) Gate Type--e.g., AND, OR, NOR.
- 2) Gate Level--this is defined for a gate i as follows: the number of gates in the longest path through the network from gate i to an output gate.

- 3) Gate Inputs--i.e., a list of gates and external variables which feed this gate.

Limitations:

- 1) Gate types are restricted to: AND, OR, NOR, Wired-AND, Wired-OR, NAND, Exclusive-OR, and Exclusive-NOR
- 2) Maximum number of gates--20
- 3) Maximum number of levels--unrestricted
- 4) Maximum number of external variables--9
- 5) Maximum number of gates specified per level--10
- 6) Maximum fan-in--7
- 7) Maximum fan-out--unrestricted
- 8) Maximum amount of information allowed with each network--7 lines of 50 characters each

Restrictions (2), (3), (4) above are imposed only by the size of arrays in the program, and hence, are relatively easy to alter. Restriction (5) can probably be increased with only a slight programming change.

We should note here that although up to 10 gates may be specified per level, only up to 5 gates are actually drawn in the same level (the other gates specified as being in that level are actually drawn one level of gates higher). This is due to the fact that the width of plotting allowed on usual Calcomp paper is restricted to 10 inches.

After allotting space for 7 lines of information, there is only enough space remaining for 5 gates per level. By eliminating the information block, or by moving it elsewhere, we can achieve 6 or maybe even 7 gates per level. If higher limits are desired, one can go to wider Calcomp paper. But any change in the maximum number of gates drawn per level may require moderately extensive program changes. Restriction (6) is



due to the fact that there are only seven positions on each gate where we may attach inputs. By making special provisions, we might increase this to 9 or 11 inputs, but such changes would probably be of moderate difficulty. Restriction (8) would be fairly easy to modify (increasing the number of characters per line to 80 is especially simple) if we do not mind using more Calcomp paper, but it is unwise to write more information than is necessary since the amount of Calcomp time consumed in plotting characters is quite significant.

Exceeding Limitations: If any of the 8 limitations above are exceeded, the following actions are taken by the program, respectively:


- 1) Gate type OR will be assigned to any gate not specified as one of the 8 allowed types.
- 2) The program does not check this limit, so if it is exceeded, memory overwriting will occur.
- 3) Specifying more than 20 levels (or specifying a level greater than 21) will result in memory overwriting.
- 4) Exceeding this limit will also cause overwriting of memory.
- 5) The exact consequences of exceeding this limit are not known. Probably either memory will be overwritten, a pen fault will occur, or perhaps both. See Fig. A-3 in Appendix A for the results of specifying more than 5 (but less than 10) gates per level.
- 6) The inputs to a particular gate are written sequentially on a data card. If more than 7 inputs are listed, only the first 7 are accepted, the rest ignored, and a message is written by the Calcomp plotter: "fan-in overflow, inputs beyond 7 ignored". (See the example in Fig. A-5 of Appendix A.) The plot con-

tinues normally so that the user may still obtain a complete network diagram by adding the missing connections later by hand (but in some cases, the error message may obscure a part of the network).


- 8) If 8 or more lines of information are specified, the 8th line will be omitted, replaced by the warning message: "error--too many heading cards". Any other lines are written in a space to the right of the first information block. If the number of lines in this second block of information again exceeds 7, the whole process is repeated. See the example in Fig. A-4 of Appendix A.

### Gate Symbols


The following symbols are used in the networks drawn by this program (the symbols used for AND, OR, NOR, NAND, and Exclusive-OR are the "Uniform Shapes" of the American Standard Graphic Symbols). Also, for each gate, input and output lines are shown. See Fig. A-1 in Appendix A for examples of these different gate symbols as they are actually plotted.




OR Gate:




NOR Gate:




NAND Gate:




Exclusive-OR Gate:




Exclusive-NOR Gate:




Wired-AND Gate:



(for 6 and 7 input cases, we have, respectively:




Wired-OR Gate:




(for 5 input case)

(for 6 and 7 input cases, we have, respectively:




and




)

For each gate type there is a maximum of 7 inputs. Input terminals of a gate are assigned to input lines in the following order (there exist some rare cases when this order is slightly altered by the program to avoid superimposing interconnections):




For OR, AND, NOR,  
NAND, Exclusive-  
OR, Exclusive-NOR  
Gates




For Wired-AND,  
Wired-OR Gates

So a gate with k inputs will have those input lines attached to input terminals 1 through k. For example, a gate with 2 inputs would be:



The (possible) nine external variables and their complements are designated: A, B, C, D, E, F, G, H, I,  $\bar{A}$ ,  $\bar{B}$ ,  $\bar{C}$ ,  $\bar{D}$ ,  $\bar{E}$ ,  $\bar{F}$ ,  $\bar{G}$ ,  $\bar{H}$ ,  $\bar{I}$ , in the output diagram.

When two gate interconnections intersect, a small square at the intersection will indicate the existence of a connection between the two lines



). The absence of such a square will

indicate that the two lines are not connected.

### Preparation of Input Cards

Of course, there are many possibilities for combinations of JCL cards. In Fig. 1 is a typical deck setup for the Calcomp program (for the current system used at D.C.L. (June, 1971)). There are two things of note here. First is the inclusion of the parameter "CALCOMP=YES" on the ID card. Second is the "// EXEC CALCOMP" card (which physically consists of two cards in this example, i.e., "REGION=232K" is a continuation of the "EXEC CALCOMP" card). Two parameters must be specified on this card: Maximum length (in inches) of paper to be used; Maximum plotter time (in the form h.mm.ss where h is number of hours, mm is number of minutes, and ss is number of seconds). The example in Fig. 1 specifies a maximum of 75 inches of paper or 5 minutes of plotter time.

The block of cards labeled "Data Cards" actually consists of one or more consecutive network descriptions. Each network description consists of four parts:

- 1) First come the heading cards. On these cards we may write any information that is desired to be output along with the network




Fig. 1



diagram. There may be a maximum of 7 such cards and only columns 1-50 of each card may be used.

- 2) Next is a card which signals the end of the heading cards. In columns 13-16 must be the characters "b..b" (where b=blank). Anything may be in the other columns. Naturally, such a combination in columns 13-16 must not appear in any of the heading cards.
- 3) Next is a group of cards, one card for each gate in the network. These must be arranged such that the card for Gate 1 (the first output gate must be number 1) comes first, the card for gate 2 comes second, etc. In columns 5-6 of each card, we may write two symbols which will be written beside the output line of the corresponding gate (this provision is to enable the user to label outputs of a multi-output network). Normally, for a single output network, this field is left blank. In columns 12-13, write the gate number (right justified). In columns 17-20 write the type of this gate; the following forms are currently accepted (b=blank):

"bNOR" for NOR; "bAND" for AND; "(AND" for AND; "WORb"  
for Wired-OR; "WAND" for Wired-AND; "ORbb", "bORb",  
"bbOR" for OR; "NAND" for NAND; "bXOR" for Exclusive-  
OR; "XNOR" for Exclusive-NOR

(any other forms, or any mistakes in the above forms will result in the default assignment of the gate type OR). In columns 27-28, write the level number (right justified) of this gate. Level numbers need not be assigned in accordance with the definition (of gate level) given earlier. Actually, the only requirement is that the level number of a given gate must be greater than the

level numbers of all gates fed by that gate. Starting after column 34, we have 11 fields of 4 characters each. In these fields (columns 35-38, 39-42, 43-46, . . .) are listed the inputs to this gate, one input per field. In each field we write either the name of an external variable or the number of a gate which feeds this gate. In either case, the characters used must be right justified in each field. (External variables  $x_1, x_2, x_3, x_4, x_5, x_6, x_7, x_8, x_9, \bar{x}_1, \bar{x}_2, \bar{x}_3, \bar{x}_4, \bar{x}_5, \bar{x}_6, \bar{x}_7, \bar{x}_8, \bar{x}_9$ , should be punched on the input cards as, X1, X2, X3, X4, X5, X6, X7, X8, X9, Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8, Y9, respectively. Alternatively, the characters "U" and "V" may be used in place of "X" and "Y" respectively.) Currently, the program will only use the entries in the first seven fields and give a warning message if there are more than seven non-blank fields. The fields are read left to right; reading stops in the first blank field.

- 4) Last is a single card with the characters "END" in the first three columns.

### Construction of the Network

The program determines which and how many gates are in each level. (The output gate(s), at level 1, is to the right of the network. The other levels are then labeled, from right to left, 2, 3, 4, . . .) An imaginary horizontal line, whose vertical height is fixed (from the bottom of the Calcomp paper), serves as a horizontal axis about which the network is centered. Within each level, the gates are positioned symmetrically about this line and ordered such that the smallest numbered gate (in that level) is assigned the "highest" position within that level and the highest



numbered gate (in that level) is assigned the "lowest" position within that level. So, at this point, every gate in the network has its vertical position specified. Horizontal coordinates cannot yet be determined (note that every gate of a given level will have the same horizontal coordinate) since the complexity of the interconnection patterns between each pair of adjacent levels is as yet unknown.

Next, external variables are assigned to the input terminals of the corresponding gates.

Then we go through the gates in order, gate 2, gate 3, . . ., determining the routing for the output connections of each one. For example, for gate  $i$ , first all levels containing gates fed by gate  $i$  are determined. The right-most level fed by gate  $i$  is then selected. We locate the specific gate or gates at this level which are fed by gate  $i$ . An input line is created for each of these gates. These horizontal input lines (if there are more than one) are joined by a vertical line. To this vertical line is attached another horizontal line which is fed through the next level of gates to the left. Then we repeat the same process (of creating inputs to gates fed by  $i$ ) in the next level to the left, treating the line we just fed through to that level (almost) the same as any inputs to gates in this new level. Finally we will reach the level containing gate  $i$  and we can connect it to its newly constructed output tree.

Example: Output connections from gate  $i$  to other gates in the network are constructed. Assume gate  $i$  feeds gates 1, 2, 4, 5, 7, 8.

First we find that gate  $i$  feeds levels 1, 2, 3, and 4. Of these, level 1 is the right-most. And gate  $i$  feeds gate 1 in level 1.




Fig. 2

So we draw an input line to gate 1 (as shown). This line is then fed through level 2 (as shown in Fig. 4).




Fig. 3

At level 2 we find two gates which are fed by  $i$ , gates 2 and 5. Input lines are created for these gates.




Fig. 4

level 5      level 4      level 3      level 2      level 1

The three horizontal lines in Fig. 4 are then joined by a vertical line (Fig. 5) and another horizontal line is used to feed through level 3.




Fig. 5

At level 3 we find that only gate 7 is fed by i. An input line to gate 7 is created and then joined with the line fed through from level 2.




Fig. 6

Again, a horizontal line is fed through the next level to the left. At level 4, input lines are created for gates 4 and 8.




Fig. 7

At level 4 the 3 horizontal lines are joined by a vertical line. It is found that gate  $i$  is in the next level, and so a horizontal line is drawn from the output terminal of gate  $i$  to its interconnection tree.




Fig. 8

End of example.


Similar steps must be repeated for  $i = 2, 3, \dots, R$  (where  $R$  is the number of gates in the network). The routes taken by interconnections are "memorized" as they are determined so that no two interconnections may coincide. Actually the interconnections are not physically "drawn" at the time of determining the routing of the outputs from each gate since the actual x-coordinates of the intersection points cannot be calculated until all interconnection routing is complete and the number of vertical lines necessary between each pair of adjacent levels is known. Instead, we specify the x-coordinates of each intersection point relative to either the previous or succeeding level. This information is stored, and later when the x-coordinates of the levels can be calculated we can easily determine the x-coordinates of all intersections of interconnection lines relative to the origin (which is located at the center of the output level (level 1)). This

information is needed in order to do the actual plotting. Notice that there was no trouble determining the y-coordinates of intersection points. The y-coordinates are known immediately for each intersection, as opposed to the x-coordinates which cannot be determined until all interconnection routing is complete.

It might be mentioned that interconnection lines are kept  $1/8$  inch apart (except when crossing at right angles). And horizontal lines must be at least  $1/8$  inch away from the side of a gate, while vertical lines are no closer than  $3/8$  inch to the right of a gate or  $1/2$  inch to the left of a gate.

### Multiple Output Networks

In assigning gate levels for gates in a multiple output network, all output gates which do not feed other gates should be assigned to level 1. All gates in level 1 will be drawn with an arrow (indicative of an output of the network):



Output gates which do feed other gates should not be assigned to level 1. In order to distinguish the different output functions in a multiple output network, a provision was made (as mentioned earlier) so that we can label the different output functions. For each gate, we can specify a label (of 1 or 2 symbols) which will be written beside the output of that gate (e.g., we can label the outputs of a multiple output network: F1, F2, F3, etc.). Fig. A-2 in Appendix A is an example of a multiple (5) output network with outputs labeled F1, . . . , F5.

Future Modifications--Further modifications of this program may occur in the future. In particular: multiple output gates (NOR-OR, NAND-AND), flipflops, feedback loops, automatic calculation of levels.

Currently, the paths of the output lines for each gate  $i$  are determined in the order  $i=1, 2, 3, \dots, 19, 20$ . It is possible that assigning interconnection paths for gates in reverse order (i.e.,  $i=20, 19, 18, \dots, 3, 2, 1$ ) would reduce the number of crossovers in the network diagram. But this change is not quite as easy as it appears since some parts of the program depend on the assignment of interconnection paths for gates in ascending order.

Computation Time--For an average size network of 8 gates, we might expect, typically: a computation time of about  $1/3$  or  $1/4$  second; a plot time of about 1 minute; a cost of about 40¢.

## APPENDIX A

### Examples of Networks Plotted by CALCOMP



Table A-1

THESE ARE THE DATA CARDS FOR FIG. A-1:

FIG. A-1 THIS EXAMPLE SHOWS THE DIFFERENT  
GATE TYPES AND EXTERNAL VARIABLES AVAILABLE.

F	1	NOR	1	X1	Y9	2	3	4	5	8
	2	AND	2	X2	Y8	6	7	8		
	3	NOR	2	X3	Y7	5	7			
	4	NAND	2	X4	Y6	7				
	5	OR	3	X5	Y5	6	7			
	6	NAND	4	X6	Y4	8				
	7	XOR	4	X7	Y3					
	8	KNOR	5	X8	Y2					
					Y1					

END



FIG. A-1 THIS EXAMPLE SHOWS THE DIFFERENT GATE TYPES AND EXTERNAL VARIABLES AVAILABLE.




Table A-2

THESE ARE THE DATA CARDS FOR FIG. A-2:

FIG. A-2 THIS EXAMPLE SHOWS A MULTIPLE OUTPUT  
NETWORK AND ALSO DEMONSTRATES GATE LABELING.

F1	1	NOR	1	X1	4	9
F2	2	NOR	1	Y3	5	6
F3	3	NOR	1	5	6	7
	4	NAND	2	X4	8	11
	5	NOR	2	Y4	8	
	6	NOR	2	9	10	
	7	NOR	2	9		
	8	NAND	3	Y2	10	11
F4	9	NOR	3	X1	11	
	10	NOR	4	X2	Y3	
F5	11	NAND	4	X3	Y4	
END						




Table A-3

THESE ARE THE DATA CARDS FOR FIG. A-3:

FIG. A-3 THIS EXAMPLE SHOWS THE RESULTS OF  
SPECIFYING MORE THAN 5 GATES PER LEVEL.

F	1	NOR	1	2	6	8	11	12	13	16
	2	NOR	2	3	4					
	3	NOR	3	X1						
	4	NOR	3	5						
	5	NOR	4	X2						
	6	NOR	2	4	7					
	7	NOR	3	5						
	8	NOR	2	14						
	9	NOR	3	10						
	10	NOR	4	X3						
	11	NOR	2	9	14	15				
	12	NOR	2	10						
	13	NOR	2	14	16					
	14	NOR	3	X4						
	15	NOR	3	X5						
	16	NOR	3	5	10					

END

FIG. 4-3 THIS EXAMPLE SHOWS THE RESULTS OF SPECIFYING MORE THAN 5 GATES PER LEVEL.




Table A-4

THESE ARE THE DATA CARDS FOR FIG. A-4:

FIG. A-4 THIS EXAMPLE SHOWS THE RESULTS OF  
USING TOO MANY HEADING CARDS.

THIS IS HEADING CARD NO. 3  
THIS IS HEADING CARD NO. 4  
THIS IS HEADING CARD NO. 5  
THIS IS HEADING CARD NO. 6  
THIS IS HEADING CARD NO. 7  
THIS IS HEADING CARD NO. 8  
THIS IS HEADING CARD NO. 9  
THIS IS HEADING CARD NO. 10  
THIS IS HEADING CARD NO. 11

1	NAND	1	3	4
2	NAND	3	X2	2
3	NAND	2	X1	5
4	NAND	2	2	
5	NAND	3	X3	

END

FIG. A-4 THIS EXAMPLE SHOWS THE RESULTS OF  
 USING TOO MANY HEADING CARDS.  
 THIS IS HEADING CARD NO. 3  
 THIS IS HEADING CARD NO. 4  
 THIS IS HEADING CARD NO. 5  
 THIS IS HEADING CARD NO. 6  
 THIS IS HEADING CARD NO. 7  
 ERROR - TOO MANY HEADING CARDS

THIS IS HEADING CARD NO. 9  
 THIS IS HEADING CARD NO. 10  
 THIS IS HEADING CARD NO. 11




Table A-5

THESE ARE THE DATA CARDS FOR FIG. A-5:

FIG. A-5 THIS EXAMPLE SHOWS THE RESULTS OF  
SPECIFYING MORE THAN 7 INPUTS TO A SINGLE GATE.

1	AND	1	X1	2	3	4	5	6	7	8	9
2	OR	2	X2	6							
3	OR	2	X3	7							
4	OR	2	X4	8							
5	OR	2	X5	9							
6	AND	3	Y5								
7	AND	3	Y4								
8	AND	3	Y3								
9	AND	3	Y2								

END



FIG. A-5 THIS EXAMPLE SHOWS THE RESULTS OF SPECIFYING MORE THAN 7 INPUTS TO A SINGLE GATE. FAN-IN OVERFLOW, INPUTS BEYOND 7 IGNORED




Table A-6


THESE ARE THE DATA CARDS FOR FIG. A-6:

FIG. A-6 THIS IS AN EXAMPLE OF A 20 GATE NETWORK.

1	AND	1	5	15	13	15	20
2	AND	1	X1	12	14	12	18
3	AND	1	5	13	14	13	20
4	OR	4	5	18	4	9	16
5	OR	2	7	8	11	8	
6	AND	3	18	10	10	5	16
7	AND	5	X4	10		16	
8	OR	4	5	9	10		
9	OR	6	X3	9	10		
10	OR	6	X3	Y5	X4		
11	OR	4	X1	Y3	X4		
12	AND	3	10	18	20		
13	OR	2	4	8	17	19	
14	OR	2	Y2	8	11	18	
15	OR	2	Y3	12	20	9	17
16	OR	4	X3	13	20		
17	OR	4	X2	17			
18	AND	5	Y1	X5	10	17	
19	AND	5	X4	9	10	17	20
20	OR	4	Y2	9	18	17	

END

FIG. A-6  
THIS IS AN EXAMPLE OF A 20 GATE  
NETWORK.



APPENDIX B

Program Listing

REAL*4 NCR,NANL	100
INTEGER*4 VLBL(20),RVLBL(20),GLEV(20)	150
DIMENSION CARD(20),GTYPE(20),	200
1(20),INTERC(20,20),IEXVAR(18,20),LLRH(60,20),INEXTL(20),	300
2 MIDDLE(20),	350
3NWIKE(20), LRH(60,20)	351
4,MAKRLV(20),SYM(100,2),ISYM(100),INPTTL(20),	352
5 ,IDRAW(1500,2),IDRAW(1500),ZLABEL(20)	354
DATA WIREDU,WIREDA/ 'WCR ','WAND' /	370
DATA WU,WA, AND1,AND2 / 'WU' , 'WA' , ' AND' , '(AND' /	400
DATA NCR,END,TEST,ZAND / ' NCR' , 'END' , ' .. ' , 'A' /	500
DATA ZUK,ZNOK,ZX,ZI,ZZ / 'U' , 'N' , ' X' , ' I' , ' 2' /	600
DATA ZY,ZU,ZV,NAND / ' Y' , ' U' , ' V' , 'NAND' /	700
DATA ZNAND,XOR,ZXOR / 'C' , ' XOR' , 'X' /	800
DATA XNCR,ZXNCR / 'XNCR' , 'Z' /	900
C**** PRESENT LIMITATIONS: 20 GATES,20 LEVELS, 7 FAN-IN,5 GATES/LEVEL,	1000
C 5 EXTERNAL VARIABLES	1100
C	1150
C MOVE PEN AWAY FROM BORDER	1200
C	1300
C CALL CCP1BA	1350
C CALL PLCT(.25,.25,-3)	1400
C	1500
C READ HEADING CARDS PRECEDING NETWORK DESCRIPTION	1600
C	1700
1 N=0	1800
TOP = 9.575	1850
2 READ 1000,CARD	1900
1000 FORMAT(20A4)	2000
N=N+1	2100
IF(N.GE. 8)GOTO3	2200
IF(CARD(4).EQ.TEST)GOTO4	2300
IF(N.GE.2)GOTO5	2400
CALL SYMBOL(0.,9.575,.15,CARD(1),0.0,50)	2500
GOTO2	2600
5 TOP = TOP - .225	2700
CALL SYMBOL(.0,TOP,.15,CARD(1),0.0,50)	2800
GOTO2	2900
C	3000
C ERROR MESSAGE FOR TOO MANY (.GT. 8) HEADING CARDS	3100
C	3200
3 TOP = TOP - .225	3300
CALL SYMBOL(.0,TOP,.15,'ERRCK - TOO MANY HEADING CARDS',0.0,30)	3400
C	3500
C MOVE ORIGIN AND CONTINUE WRITING	3600
C	3700
CALL PLCT(8.0,.0,-3)	3800
GOTO1	3900
C	4000
C READ CIRCUIT DESCRIPTION NEXT	4100
C	4200
4 DO 38 I=1,800	4225
38 IDRAW(I)=0	4226
NUM=0	4250
NDRAW=0	4251
DO 7 I=1,20	4254
NWIKE(I)=0	4255
MIDDLE(I)=0	4256
7 NMINLV(I)=0	4257
DO 8 I=1,20	4260
DO 9 J=1,18	4262

9	IEXVAR(J,I)=0	4264
	DU 8 J=1,20	4266
6	INTERC(1,J)=0	4268
	MAXLEV=1	4269
	DU 20 I=1,20	4270
	VLBL(1)=0	4271
	RVLBL(1)=0	4272
	DU 20 J=1,20	4273
	LLRH(J,1)=0	4274
	LRH(J,1)=0	4275
20	CONTINUE	4277
94	REAL 2000,ATEND,ZLBL,TYPE,LEVEL,(FEDBY(J),NFEDBY(J),J=1,11)	4300
2000	FORMAT(A4,A2,10X,A4,6X,12,6X,11(A3,11))	4400
		4500
	IF LAST CARD READ, GO TO SPACE CALCULATION	4600
		4700
	IF(ATEND.EQ.END)GOTO6	4800
	NUM=NUM+1	4900
	ZLABEL(NUM)=ZLBL	4950
		5000
	RECODE GATE TYPE (NOTE: BOTH NOR + OR GATES WILL BE LABELED 'O')	5100
		5200
	GTYPE(NUM)=ZCR	5300
	IF(TYPE.EQ.XOR)GTYPE(NUM)=ZXOR	5350
	IF(TYPE.EQ.XNOR)GTYPE(NUM)=ZXNOR	5375
	IF(TYPE.EQ.AND1)GTYPE(NUM)=ZAND	5400
	IF(TYPE.EQ.AND2)GTYPE(NUM)=ZAND	5500
	IF(TYPE.EQ.NOR)GTYPE(NUM)=ZNOR	5550
	IF(TYPE.EQ.NAND)GTYPE(NUM)=ZNAND	5555
	IF(TYPE.NE.WIRED)GOTO83	5560
	NWIRE(NUM)=1	5562
	GTYPE(NUM)=WA	5564
83	IF(TYPE.NE.WIRED)GOTO84	5566
	NWIRE(NUM)=1	5568
	GTYPE(NUM)=WO	5570
		5600
	STORE LEVEL INFORMATION	5700
		5800
84	GLEV(NUM)=LEVEL	5900
	NMINLV(LEVEL)=NMINLV(LEVEL)+1	6000
	MARK GATES FOR REPOSITIONING IF MORE THAN 5 IN A LEVEL	6030
	IF(NMINLV(LEVEL).LE.5)GOTO143	6040
	GLEV(NUM)=-LEVEL	6050
143	CONTINUE	6060
		6100
	BUILD CONNECTION AND INTERCONNECTION TABLES	6200
		6300
	IF(NFEDBY(8).EQ.0)GOTO10	6400
	TUP = TUP - .225	6450
	CALL SYMBOL(.0,TUP,.15,'FAN-IN OVERFLOW, INPUTS BEYOND 7 IGNORED')	6500
	1,0.0,40)	6600
10	DO 11 I=1,7	6700
	IF(FEDBY(I).EQ.Z1)NFEDBY(I)=NFEDBY(I)+10	6800
	IF(FEDBY(I).EQ.Z2)NFEDBY(I)=20	6900
	IF(NFEDBY(I).EQ.0)GOTO94	6950
	IF(FEDBY(I).NE.ZX.AND.FEDBY(I).NE.ZU)GOTO13	7000
	IEXVAR(NFEDBY(I),NUM)=1	7100
	GOTO11	7200
13	IF(FEDBY(I).NE.ZY.AND.FEDBY(I).NE.ZV)GOTO12	7250
	IEXVAR(NFEDBY(I)+9,NUM)=1	7251
	GOTO11	7252

12	INTERC(INFEDBY(I),NUM)=1	7300
11	CONTINUE	7400
	GOTC94	7500
C		7510
C	MAKE ADJUSTMENTS FOR LEVELS WITH MORE THAN 5 GATES	7514
		7518
6	DO 144 LL=1,20	7522
	DO 145 LG=1,NUM	7526
	IF(GLEV(LG).EQ.-LL)GOTO146	7530
145	CONTINUE	7534
	GOTC144	7538
146	DO 147 LGG=1,NUM	7542
	IF(GLEV(LGG).LT.-LL)GLEV(LGG)=GLEV(LGG)-1	7550
	IF(GLEV(LGG).GT. LL)GLEV(LGG)=GLEV(LGG)+1	7554
	IF(GLEV(LGG).EQ.-LL)GLEV(LGG)=LL+1	7556
147	CONTINUE	7558
144	CONTINUE	7562
C	DETERMINE MAXIMUM NUMBER OF LEVELS NEEDED AND RECALCULATE NMINLV	7566
	MAXLEV=0	7570
	DO 149 I=1,20	7571
149	NMINLV(I)=0	7572
	DO 148 I=1,NUM	7574
	NMINLV(GLEV(I))=NMINLV(GLEV(I))+1	7576
	IF(GLEV(I).GT.MAXLEV)MAXLEV =GLEV(I)	7578
148	CONTINUE	7582
C		7600
C	CALCULATE SPACING BETWEEN LEVELS	7700
		7800
	IPTSVM=0	8005
	DO 27 I=1,NUM	8010
	INPUT(I)=1	8011
	DO 17 II=1,18	8012
	IF(IEXVAR(II,I).EQ.1)INPUT(I)=INPUT(I)+1	8013
17	CONTINUE	8014
	INEXTL(I)=INPUT(I)-1	8015
	INPTTL(I)=INEXTL(I)	8016
	DO 27 II=2,NUM	8017
	IF(INTERC(II,I).EQ.1)INPTTL(I)=INPTTL(I)+1	8018
27	CONTINUE	8019
		8020
	CALCULATE Y-COORDINATES OF GATES	8021
		8022
	DO 19 I=1,MAXLEV	8025
19	NTAKEN(I)=0	8026
	DO 18 I=1,NUM	8030
	GATEPS(I,2)=.75*(NMINLV(GLEV(I))-1)-1.5*NTAKEN(GLEV(I))	8031
	IGTPOS(I)=6*(NMINLV(GLEV(I))-1)-12*NTAKEN(GLEV(I))+30	8032
	IRES=IGTPOS(I)-4	8034
	DO 30 IJK=1,7	8036
30	LLRH(IRES+IJK,GLEV(I))=1	8038
	ABOVE DO LOOP RESERVES SPACE OCCUPIED BY GATES	8040
18	NTAKEN(GLEV(I))=NTAKEN(GLEV(I))+1	8042
	DO 85 I=1,NUM	8050
	IF(NWIRE(I).EQ.0)GOTC85	8052
	IF(INPTTL(I).LE.5)GOTC85	8054
	KLAG=0	8056
86	NDRAW=NDRAW+1	8058
	IDRAW(NDRAW)=GLEV(I)	8060
	DRAW(NDRAW,1)=.375	8062
	DRAW(NDRAW,2)=-.25+KLAG*.50	8064
	NDRAW=NDRAW+1	8066



	IDRAW(NDRAW)=GLEV(I)	8068
	DRAW(NDRAW,1)=.375	8070
	ORAW(NDRAW,2)=-.375+KLAG*.75	8072
	NDRAW=NDRAW+1	8074
	IDRAW(NDRAW)=-1	8076
	IF(INPTTL(I).LE.6)GOTO85	8078
	IF(KLAG.EQ.1)GOTO85	8080
	KLAG=1	8082
	GOTO86	8084
85	CONTINUE	8086
C	CHECK EACH GATE FOR INPUT LINE CONFLICTS AT POSITION 3	8100
	DO 68 J=1,NUM	8102
	IF(INEXTL(J).GE.3)GOTO68	8104
	KCOUNT=INEXTL(J)	8106
	DO 69 K=1,NUM	8108
	IF(INTERC(K,J).EQ.1)KCCUNT=KCCUNT+1	8110
	IF(KCCUNT.EQ.3)GOTO70	8112
69	CONTINUE	8114
	GOTO68	8116
70	IF(GLEV(K).NE.GLEV(J)+1)GOTO68	8118
	IF(IGTPOS(K).LE.IGTPOS(J))GOTO68	8120
	DO 80 KK=1,NUM	8121
	IF(GLEV(KK).NE.GLEV(J)+1.OR.IGTPOS(KK).NE.IGTPOS(J))GOTO80	8122
	MIDDLE(J)=1	8123
C	ABOVE STATEMENT MARKS GATE J AS HAVING AN INPUT CONFLICT AT POS. 3	8124
80	CONTINUE	8125
68	CONTINUE	8126
C		8250
C	CALCULATE X-COORDINATES OF GATES	8251
C		8252
	DO 41 II=1,NUM	8260
	IF(INEXTL(II).EQ.INPTTL(II))GOTO41	8262
	INPTTL(II)=INPTTL(II)+MIDDLE(II)	8263
	IA=INPTTL(II)	8264
	IF(IA.GE.7)IA=6	8266
	IA=IA-INEXTL(II)	8268
	IB=IGTPOS(II)+3-INEXTL(II)	8270
	DO 42 IJ=1,IA	8272
42	LRH(IB-IJ,GLEV(II))=1	8274
	IF(INPTTL(II).NE.7)GOTO41	8276
	LRH(IGTPOS(II)+3,GLEV(II))=1	8278
41	CONTINUE	8280
	DO 28 I=2,NUM	8300
	DO 29 II=1,MAXLEV	8400
29	MARKLV(II)=0	8500
	IFLAG=0	8600
	LEVFT=-1	8650
	DO 93 J=1,NUM	8700
93	IF(INTERC(I,J).EQ.1)MARKLV(GLEV(J))=MARKLV(GLEV(J))+1	8800
	DO 32 J=1,MAXLEV	8900
	IF(MARKLV(J).NE.0)GOTO34	9000
32	CONTINUE	9100
	GOTO28	9150
C	J = RIGHTMOST LEVEL FED BY GATE I	9200
34	IF(J+1.EQ.GLEV(I))IFLAG=1	9300
	IF(MARKLV(J).EQ.1.AND.IFLAG.EQ.0)GOTO35	9400
C	RESERVE A VERTICAL LINE AT THIS LEVEL	9500
	IF(IFLAG.EQ.1)GOTO46	9550
	LINEV=VLBL(J)+1	9600
	VLBL(J)=VLBL(J)+1	9700
	GOTO47	9750



46	LINEV=RVLBL(J)+1	9752
	RVLBL(J)=RVLBL(J)+1	9754
	FIND MAX AND MIN Y-COORDS	9800
47	MAX=0	9900
	MIN=60	10000
	ICOUNT=0	10050
	DO 36 JJ=1,NUM	10100
	IF(INTERC(I,JJ).EQ.0)GOTO36	10200
	IF(GLEV(JJ).NE.J)GOTO36	10300
	JJLEV=IGTPOS(JJ)+3-INPUT(JJ)	10350
	IF(MIDDLE(JJ).EQ.0)GOTO71	10362
	IF(INPUT(JJ).LT.3)GOTO 71	10364
	IF(INPUT(JJ).GT.3)GOTO72	10366
	IF(IGTPOS(I).LE.IGTPOS(JJ))GOTO 71	10368
	JJLEV=JJLEV-1	10370
	GOTO71	10372
72	IF(IGTPOS(I).GT.IGTPOS(JJ))GOTO 71	10378
	JJLEV=IGTPOS(JJ)	10380
71	IF(JJLEV .GT.MAX)MAX=JJLEV	10400
	IF(JJLEV .LT.MIN)MIN=JJLEV	10500
	ICOUNT=ICOUNT+1	10600
36	CONTINUE	10700
	IF(ICOUNT.EQ.MARKLV(J))GOTO37	10800
	IF(LEVFT.LT.0)GOTO37	10850
	IF(LEVFT.GT.MAX)MAX=LEVFT	10900
	IF(LEVFT.LT.MIN)MIN=LEVFT	11000
37	CONTINUE	11100
	IF(IFLAG.EQ.0)GOTO49	11143
	ISECT=0	11144
	SET A FLAG 'KDIRFD' FOR THE SPECIAL CASE OF A SINGLE INPUT TO THIS	11145
	LEVEL DIRECTLY (I.E. NO VERTICAL JOGS) FED BY A GATE IN THE NEXT	11146
	LEVEL	11147
	KDIRFD=0	11148
	IF(IGTPOS(I).EQ.MAX.AND.MAX.EQ.MIN.AND.IFLAG.EQ.1)KDIRFD=1	11149
	IF(IGTPOS(I).EQ.MAX.OR.IGTPOS(I).EQ.MIN)ISECT=1	11150
	IF(IGTPOS(I).GT.MAX)MAX=IGTPOS(I)	11152
	IF(IGTPOS(I).LT.MIN)MIN=IGTPOS(I)	11154
	IF(KDIRFD.EQ.0)GOTO49	11160
	ISECT=0	11162
	UNRESERVE VERTICAL LINE	11164
	RVLBL(J)=RVLBL(J)-1	11166
	LINEV=RVLBL(J)	11168
	X=-.75-LINEV*.125	11170
	GOTO97	11172
		11200
	STORE INFORMATION FOR DRAWING VERTICAL LINE	11300
		11400
49	NDRAW=NDRAW+1	11500
	IDRAW(NDRAW)=J+IFLAG	11600
	Y=(MAX-30)*.125	11700
	X=.75+LINEV*.125	11800
	IF(IFLAG.EQ.1)X=-.75-(LINEV)*.125+.125	11850
	DRAW(NDRAW,1)=X	11900
	DRAW(NDRAW,2)=Y	12000
	NDRAW=NDRAW+1	12100
	IDRAW(NDRAW)=J+IFLAG	12200
	Y=(MIN-30)*.125	12300
	DRAW(NDRAW,1)=X	12400
	DRAW(NDRAW,2)=Y	12500
	NDRAW=NDRAW+1	12600
	IDRAW(NDRAW)=-1	12700

C		12800
C	RESERVE AND DRAW (W/ CONNECTION PTS) HORIZONTAL LINES FROM PREVIOUS	12900
C	VERTICAL LINE TO GATES BEING FED	13000
C		13100
	97 ICOUNT=0	13200
	DO 39 JJ=1,NUM	13300
	IF(GLEV(JJ).NE.J)GOTO39	13400
	IF(INTERC(I,JJ).EQ.0)GOTO39	13500
	JJLEV=IGTPOS(JJ)+3-INPUT(JJ)	13600
	IF(MIDDLE(JJ).EQ.0)GOTO74	13612
	IF(INPUT(JJ).LT.3)GOTO74	13614
	IF(INPUT(JJ).GT.3)GOTO75	13616
	IF(IGTPOS(I).LE.IGTPOS(JJ))GOTO76	13618
	JJLEV=JJLEV-1	13620
	INPUT(JJ)=INPUT(JJ)+1	13622
	GOTO74	13624
	76 MIDDLE(JJ)=0	13626
	GOTO74	13628
	75 IF(IGTPOS(I).GT.IGTPOS(JJ))GOTO74	13630
	JJLEV=IGTPOS(JJ)	13632
	MIDDLE(JJ)=0	13633
	GOTO77	13634
	74 INPUT(JJ)=INPUT(JJ)+1	13700
	77 IF(IFLAG.EQ.0)LRH(JJLEV,J)=0	13750
	IF(INPUT(JJ).GE.7)INPUT(JJ)=0	13800
	NDRAW=NDRAW+1	13900
	IDRAW(NDRAW)=J	14000
	Y=(JJLEV-30)*.125	14100
	DRAW(NDRAW,1)=.375	14300
	DRAW(NDRAW,2)=Y	14400
	NDRAW=NDRAW+1	14500
	IDRAW(NDRAW)=J+IFLAG	14600
	DRAW(NDRAW,1)=X	14800
	DRAW(NDRAW,2)=Y	14900
	NDRAW=NDRAW+1	15000
	IDRAW(NDRAW)=-1	15100
	IF(JJLEV.EQ.MAX)GOTO39	15200
	IF(JJLEV.EQ.MIN)GOTO39	15300
C		15400
C	DRAW INTERCONNECTION POINTS	15500
C		15600
	IPTSVM=IPTSVM+1	15700
	ISYM(IPTSVM)=J+IFLAG	15800
	SYM(IPTSVM,1)=X	15900
	SYM(IPTSVM,2)=Y	16000
	39 CONTINUE	16100
	IF(LEVFT.LT.0)GOTO40	16200
	IF(LEVFT.EQ.MAX)GOTO40	16300
	IF(LEVFT.EQ.MIN)GOTO40	16400
	IPTSVM=IPTSVM+1	16500
	ISYM(IPTSVM)=J+IFLAG	16600
	Y=(LEVFT-30)*.125	16700
	SYM(IPTSVM,1)=X	16800
	SYM(IPTSVM,2)=Y	16900
	GOTO40	16929
	35 IF(LEVFT.LT.0)GOTO95	16930
	MAX=LEVFT	16931
	MIN=MAX	16932
	X=.75+VLBL(J)*.125+.125	16950
	GOTO40	16953
	95 DO 96 JJ=1,NUM	16954

IF(GLEV(JJ).NE.J)GOTO96	16955
IF(INTERC(I,JJ).EQ.0)GOTO96	16956
MAX=IGTPOS(JJ)+3-INPUT(JJ)	16957
IF(MIDDLE(JJ).EQ.0)GOTO78	16959
IF(INPUT(JJ).LT.3)GOTO78	16961
IF(INPUT(JJ).GT.3)GOTO79	16963
IF(IGTPOS(I).LE.IGTPOS(JJ))GOTO78	16965
MAX=MAX-1	16967
GOTO78	16969
79 IF(IGTPOS(I).GT.IGTPOS(JJ))GOTO78	16971
MAX=IGTPOS(JJ)	16973
78 MIN=MAX	16988
X=.75+VLBL(J)*.125+.125	16989
GOTO97	16990
96 CONTINUE	16991
DOES NEXT LEVEL CONTAIN GATE 1 ?	17000
40 IF(IFLAG.EQ.0)GOTO48	17100
CONNECT INTERCONNECTION TREE TO FEEDING GATE	17200
NDRAW=NDRAW+1	17300
IDRAW(NDRAW)=J+1	17400
Y=(IGTPOS(I)-30)*.125	17500
DRAW(NDRAW,1)=X	17600
DRAW(NDRAW,2)=Y	17700
NDRAW=NDRAW+1	17800
IDRAW(NDRAW)=J+1	17900
DRAW(NDRAW,1)=-.5	18000
DRAW(NDRAW,2)=Y	18100
NDRAW=NDRAW+1	18200
IDRAW(NDRAW)=-1	18300
IF(IGTPOS(I).EQ.MIN.AND.ISECT.EQ.0)GOTO28	18400
IF(IGTPOS(I).EQ.MAX.AND.ISECT.EQ.0)GOTO28	18500
IPTSVM=IPTSVM+1	18600
ISYM(IPTSVM)=J+1	18700
SYM(IPTSVM,1)=X	18800
SYM(IPTSVM,2)=Y	18900
GOTO28	19000
CAN A LINE BETWEEN MAX AND MIN, AT THE SAME HEIGHT AS GATE 1, BE	19100
FED THROUGH TO THE NEXT LEVEL LEFT ? (NOTE IFLAG=0 IN THIS SECTION)	19200
48 IF(IGTPOS(I).GT.MAX.OR.IGTPOS(I).LT.MIN)GOTO43	19300
IF(LLRH(IGTPOS(I),J+1).NE.0)GOTO43	19400
IF(LRH(IGTPOS(I),J).NE.0)GOTO43	19500
IF(LRH(IGTPOS(I),J+1).NE.0)GOTO43	19600
ICHOSE=IGTPOS(I)	19700
INTRSC=1	19800
IF(MAX.EQ.MIN)INTRSC=0	19900
GOTO44	20000
IF NOT, CAN A LINE BETWEEN CURRENT MAX AND MIN, CLOSE TO THE HEIGHT	20100
OF GATE 1, S FED THRU TO THE NEXT LEVEL LEFT (NOTE IFLAG=0) ?	20150
43 ICHOSE=-1	20200
DO 51 LVL=MIN,MAX	20300
IF(LLRH(LVL,J+1).NE.0)GOTO51	20400
IF(LRH(LVL,J).NE.0)GOTO51	20500
IF(LRH(LVL,J+1).NE.0)GOTO51	20600
	20700
	20800
	20900
	21000
	21100
	21200
	21300
	21350

IF(IABS(LVL-IGTPOS(I)).GE.IABS(ICHOSE-IGTPOS(I)))GOTO51	21400
IF(J+2.NE.GLEV(I))GOTO99	21410
IF(LVL.GE.IGTPOS(I))GOTO99	21420
JPLUS2=J+2	21430
DO 98 IX=2,NUM	21440
IF(GLEV(IX).NE.JPLUS2)GOTO98	21450
IF(LVL.NE.IGTPOS(IX))GOTO98	21460
GOTO51	21470
98 CONTINUE	21480
99 ICHOSE=LVL	21500
51 CONTINUE	21600
IF(ICHOSE.EQ.-1)GOTO50	21700
INTRSC=1	21800
IF(MAX.EQ.MIN)INTRSC=0	21850
GOTO44	21900
C	22000
C IF FEED-THRU LINE STILL NOT FOUND, VERTICAL LINE MUST BE EXTENDED	22100
C TO MEET THE CLOSEST AVAILABLE FEED-THRU LINE	22200
C	22300
50 IF(MAX.NE.MIN)GOTO52	22400
LINEV=VLBL(J)+1	22500
VLBL(J)=VLBL(J)+1	22600
X=.75+LINEV*.125	22650
52 ICHOSE=-1	22700
ICENTR=(MIN+MAX)/2	22750
DO 53 LVL=1,60	22800
IF(LLRH(LVL,J+1).NE.0)GOTO53	22900
IF(LRH(LVL,J).NE.0)GOTO53	23000
IF(LRH(LVL,J+1).NE.0)GOTO53	23050
IF(GLEV(I).GE.J+3)GOTO102	23075
IF(IABS(LVL-IGTPOS(I)).GE.IABS(ICHOSE-IGTPOS(I)))GOTO53	23100
GOTO103	23103
102 IF(IABS(LVL-IGTPOS(I))+2*IABS(LVL-ICENTR).GE.	23106
1 IABS(ICHOSE-IGTPOS(I))+2*IABS(ICHOSE-ICENTR))GOTO53	23107
103 IF(J+2.NE.GLEV(I))GOTO101	23110
IF(LVL.GE.IGTPOS(I))GOTO101	23120
JPLUS2=J+2	23130
DO 100 IX=2,NUM	23140
IF(GLEV(IX).NE.JPLUS2)GOTO100	23150
IF(LVL.NE.IGTPOS(IX))GOTO100	23160
GOTO53	23170
100 CONTINUE	23180
101 ICHOSE=LVL	23200
53 CONTINUE	23300
Y=(MIN-30)*.125	23400
IF(ICHOSE.GT.MAX)Y=(MAX-30)*.125	23500
NDRAW=NDRAW+1	23600
IDRAW(NDRAW)=J	23700
DRAW(NDRAW,1)=X	23800
DRAW(NDRAW,2)=Y	23900
NDRAW=NDRAW+1	24000
IDRAW(NDRAW)=J	24100
DRAW(NDRAW,1)=X	24200
DRAW(NDRAW,2)=(ICHOSE-30)*.125	24300
NDRAW=NDRAW+1	24400
IDRAW(NDRAW)=-1	24500
IF(MIN.EQ.MAX)GOTO54	24600
IPTSVM=IPTSVM+1	24700
ISYM(IPTSVM)=J	24800
SYM(IPTSVM,1)=X	24900
SYM(IPTSVM,2)=Y	25000



54	INTRSC=0	25100
	GOTO44	25200
C		25300
C	DRAW FEED-THRU LINE AND DO ASSOCIATED BOOKKEEPING (ICHOSE=FEED-	25400
C	THRU LINE)	25500
		25600
44	MARKLV(J+1)=MARKLV(J+1)+1	25700
	LLRH(ICHOSE,J+1)=1	25800
	LRH(ICHOSE,J)=1	25850
	IF(J+2.EQ.GLEV(I))LRH(ICHOSE,J+1)=1	25860
	LEVFT=ICHOSE	25900
	NDRAW=NDRAW+1	26000
	IDRAW(NDRAW)=J	26100
	DRAW(NDRAW,1)=X	26200
	DRAW(NDRAW,2)=(ICHOSE-30)*.125	26300
	NDRAW=NDRAW+1	26400
	IF(GLEV(I).EQ.J+2)GOTO55	26500
	IDRAW(NDRAW)=J+1	26600
	DRAW(NDRAW,1)=.75+VLBL(J+1)*.125+.125	26700
	GOTO56	26800
55	IDRAW(NDRAW)=J+2	26900
	DRAW(NDRAW,1)=-.75-RVLBL(J+1)*.125	27000
56	DRAW(NDRAW,2)=(ICHOSE-30)*.125	27100
	NDRAW=NDRAW+1	27200
	IDRAW(NDRAW)=-1	27300
	IF(INTRSC.EQ.0)GOTO57	27400
	IPTSVM=IPTSVM+1	27500
	ISYM(IPTSVM)=J	27600
	SYM(IPTSVM,1)=X	27700
	SYM(IPTSVM,2)=(ICHOSE-30)*.125	27800
57	J=J+1	27900
	GOTO34	28000
28	CONTINUE	28100
C		28200
C	COMPUTE X-COORD OF EACH LEVEL	28300
C		28400
	XLEVEL(1)=0.0	28500
	DO 58 I=2,MAXLEV	28600
58	XLEVEL(I)=XLEVEL(I-1)+1.500+(VLBL(I-1)+RVLBL(I-1))* .125	28700
		28800
C	MOVE PEN AND ORIGIN TO CENTER OF OUTPUT GATE	28900
C		29000
	XMAX=1.+XLEVEL(MAXLEV)	29100
	CALL PLOT(XMAX,3.75,-3)	29200
C		29300
C	DRAW GATES	29400
C		29500
	DO 59 I=1,NUM	29600
	XCOORD=-XLEVEL(GLEV(I))	29700
	YCOORD=GATEPS(I,2)	29800
	TYP=GTYPE(I)	29900
	ZLBL=ZLABEL(I)	29925
	IF(NWIRE(I).EQ.1)GOTO82	29950
	CALL GATE(XCOORD,YCOORD,I,TYP,ZLBL)	30000
	GOTO59	30040
82	CALL WIRED(XCOORD,YCOORD,I,TYP,ZLBL)	30060
59	CONTINUE	30100
C		30200
C	DRAW ARROW	30300
C		30400
	KK=NMINLV(1)	30420

	YINTL=-3.0*(KK-1)/4.0	30440
	DO 104 J=1, KK	30460
	Y=YINTL+(J-1)*1.5	30480
	CALL PLOT(.500, Y, 3)	30500
	CALL PLOT(.750, Y, 2)	30600
	YY=Y+.125	30650
	CALL PLOT(.625, YY, 2)	30700
	YY=Y-.125	30750
	CALL PLOT(.625, YY, 3)	30800
	CALL PLOT(.750, Y, 2)	30900
104	CONTINUE	30950
C		31000
C	DRAW INTERCONNECTIONS	31100
C		31200
	I=0	31300
61	IF(I.GE.NDRAW)GOTO62	31400
	I=I+1	31500
	IPEN=3	31600
60	XCOORD=-DRAW(I,1)-XLEVEL(IDRAW(I))	31700
	YCOORD=DRAW(I,2)	31800
	CALL PLOT(XCOORD,YCOORD,IPEN)	31900
	I=I+1	32000
	IF(IDRAW(I).LT.0)GOTO61	32100
	IPEN=2	32200
	GOTO60	32300
C		32400
C	DRAW INTERCONNECTION POINTS	32500
C		32600
62	IF(IPTSYM.EQ.0)GOTO81	32650
	DO 63 I=1,IPTSYM	32700
	XCOORD=-SYM(I,1)-XLEVEL(ISYM(I))	32800
	YCOORD=SYM(I,2)	32900
	CALL SYMBOL(XCOORD,YCOORD,.06,0,0.0,-1)	33000
63	CONTINUE	33100
C		33200
C	DRAW EXTERNAL INPUTS	33300
C		33400
81	DO 65 I=1,NUM	33500
	XCENTR=-XLEVEL(GLEV(I))	33540
	YCENTR=GATEPS(I,2)+.25	33560
	K=0	33600
	DO 65 II=1,9	33650
	DO 65 III=1,2	33700
	J=II+9*III-9	33750
	IF(IEVAR(J,1).EQ.0)GOTO65	33800
	L=J	33900
	IF(J.GT.9)L=J-9	34000
	LETTER=64+L	34100
C	DRAW INPUT LINE	34200
	X=XCENTR-.375	34300
	Y=YCENTR-K*.125	34400
	K=K+1	34500
	CALL PLOT(X,Y,3)	34600
	X=X-.185	34700
	CALL PLOT(X,Y,2)	34800
	Y=Y-.060	34900
	X=X-.125	35000
C	DRAW BAR, IF ONE IS NEEDED	35100
	IF(J.LE.9)GOTO67	35200
	YPRIME = Y + .005	35250
	CALL SYMBOL(X,YPRIME,.09,26,0.0,-1)	35300

C	DRAW SYMBOL	35600
	67 CALL SYMBOL(X,Y,.09,LETTER,0.0,-1)	35700
	65 CONTINUE	35800
C		35900
C	SHIFT PEN AND ORIGIN FOR NEXT NETWORK	36000
C		36100
	ZMOST=6.0	36200
	IF(6.0.LT.XMAX+.75)ZMOST=XMAX+.75	36300
	ZMOVE=ZMOST-XMAX-.75+1.5	36400
	64 CALL PLOT(ZMOVE,-3.75,-3)	36500
C		36600
C	RETURN TO READ NEXT CIRCUIT DESCRIPTION	36700
C		36800
	CALL CCP1BA	36850
	GOTO1	36900
	END	37000

	SUBROUTINE GATE(P,Q,NUMBER,TYPE,ZLABEL)	100
	DIMENSION ANUM(20)	200
	DATA ANUM /'1','2','3','4','5','6','7','8','9','10','11','12',	300
1	'13','14','15','16','17','18','19','20' /	400
	DATA ZN,ZO/'N','O' /	500
	DATA BB / ' ' /	600
	DATA ZD,ZOR,ZA,ZX,ZOE,ZZ/ 'D','OR','A','X','OE','Z' /	700
	NEGATE=0	800
	ADJ=0.	900
	ICHAR=1	1000
	DO 5 I=1,20	1100
	IF(I.EQ.NUMBER)DIGIT=ANUM(I)	1200
5	CONTINUE	1300
	IF(NUMBER.GE.10) ADJ=.065	1400
	IF(NUMBER.GE.10) ICHAR=2	1500
C		1600
C	SET OFFSET SO PLOTS WILL CENTER ON GATE CENTER (P,Q)	1700
C		1800
	XOFF=-P	1900
	YOFF=-Q	2000
	CALL OFFSET(XOFF,1.0,YOFF,1.0)	2100
C		2200
C	WRITE SYMBOLS IDENTIFYING GATE TYPE AND NUMBER	2300
C		2400
	IF(TYPE.NE.ZZ)GOTO9	2500
	TYPE=ZX	2600
	NEGATE=1	2700
	GOTO4	2800
9	IF(TYPE.NE.ZD)GOTO2	2900
	NEGATE=1	3000
	TYPE=ZA	3100
2	IF(TYPE.NE.ZN)GOTO6	3200
	TYPE=ZO	3300
	NEGATE=1	3400
6	IF(TYPE.NE.ZO)GOTO4	3500
	XSYM=P-.275	3600
	YSYM=Q-.125	3700
	CALL SYMBOL(XSYM,YSYM,.25,ZOR,0.0,2)	3800
	GOTO3	3900
4	IF(TYPE.NE.ZX)GOTO1	4000
	XSYM=P-.275	4100
	YSYM=Q-.125	4200
	CALL SYMBOL(XSYM,YSYM,.25,ZOE,0.0,2)	4300
	GOTO3	4400
1	XSYM=P-.125	4500
	YSYM=Q-.125	4600
	CALL SYMBOL(XSYM,YSYM,.25,ZA,0.0,1)	4700
3	XSYM=P+.19-ADJ	4800
	YSYM=Q-.315	4900
	CALL SYMBOL(XSYM,YSYM,.125,DIGIT,0.0,ICHAR)	5000
	IF(ZLABEL.EQ.BB)GOTO10	5100
	XSYM=P+.470	5200
	YSYM=Q+.185	5300
	CALL SYMBOL(XSYM,YSYM,.125,ZLABEL,0.0,2)	5400
10	CONTINUE	5500
C		5600
C	DRAW NOR GATE	5700
C		5800
	CALL PLOT(.375,-.375,13)	5900
	CALL PLOT(.375,.0,12)	6000
	IF(NEGATE.EQ.0)GOTO7	6100



CALL PLOT(.405,.055,12)	6200
CALL PLOT(.470,.055,12)	6300
CALL PLOT(.500,.0,12)	6400
CALL PLOT(.470,-.055,12)	6500
CALL PLOT(.405,-.055,12)	6600
GOTO8	6700
7 CALL PLOT(.540,.0,12)	6800
8 CALL PLOT(.375,.0,12)	6900
CALL PLOT(.375,.375,12)	7000
CALL PLOT(-.375,.375,12)	7100
CALL PLOT(-.375,-.375,12)	7200
CALL PLOT(.375,-.375,12)	7300
RETURN	7400
END	7500

	SUBROUTINE WIRED(P,Q,NUMBER,TYPE,ZLABEL)	100
	DIMENSION ANUM(20)	200
	DATA ANUM /'1','2','3','4','5','6','7','8','9','10','11','12',	300
1	'13','14','15','16','17','18','19','20' /	400
	DATA EB / ' ' /	450
	ADJ=0.	600
	ICHAR=1	700
	DO 1 I=1,20	800
	IF(I.EQ.NUMBER)DIGIT=ANUM(I)	900
1	CONTINUE	1000
	IF(NUMBER.LT.10)GOTO2	1100
	ADJ=.055	1200
	ICHAR=2	1300
C		1400
C	SET OFFSET SO PLOTS WILL CENTER ON POINT (P,Q)	1500
C		1600
2	XOFF=-P	1700
	YOFF=-Q	1800
	CALL OFFSET(XOFF,1.0,YOFF,1.0)	1900
C		2000
C	WRITE GATE TYPE AND NUMBER	2100
C		2200
	XSYM=P-.266	2300
	YSYM=Q-0.0	2400
	CALL SYMBOL(XSYM,YSYM,.188,TYPE,0.0,2)	2500
	XSYM=-.164-ADJ+P	2600
	YSYM=Q-.188	2700
	CALL SYMBOL(XSYM,YSYM,.125,DIGIT,0.0,ICHAR)	2800
	IF(ZLABEL.EQ.EB)GOTO10	2850
	XSYM=P+.345	2852
	YSYM=Q+.125	2854
	CALL SYMBOL(XSYM,YSYM,.125,ZLABEL,0.0,2)	2856
10	CONTINUE	2858
C		2900
C	DRAW WIRED GATE	3000
C		3100
	CALL PLOT(.125,-.02,13)	3200
	CALL PLOT(.125, .25,12)	3300
	CALL PLOT(-.375,.25,12)	3400
	CALL PLOT(-.375,-.25,12)	3500
	CALL PLOT(.125,-.25,12)	3600
	CALL PLOT(.125,.00,12)	3700
	CALL PLOT(.52,.00,12)	3800
	RETURN	3900
	END	4000

<b>BIBLIOGRAPHIC DATA SHEET</b>	<b>1. Report No.</b> UIUCDCS-R-73-580	<b>2.</b>	<b>3. Recipient's Accession No.</b>
<b>Title and Subtitle</b> USE AND DESCRIPTION OF THE CALCOMP PROGRAM TO DRAW NETWORKS OF LOGIC GATES			<b>5. Report Date</b> June, 1973
<b>Author(s)</b> Jay Culliney			<b>6.</b>
<b>Performing Organization Name and Address</b> Department of Computer Science University of Illinois at Urbana-Champaign Urbana, Illinois			<b>8. Performing Organization Rept. No.</b> UIUCDCS-R-73-580
<b>Sponsoring Organization Name and Address</b> National Science Foundation 1800 G Street, N.W. Washington, D.C. 20550			<b>10. Project/Task/Work Unit No.</b>
			<b>11. Contract/Grant No.</b> NSF GJ-503
			<b>13. Type of Report &amp; Period Covered</b> Technical
			<b>14.</b>

**Supplementary Notes**

**Abstracts**

A program for automatically drawing networks of logic gates is presented. Also details necessary for the use of the program are explained, and guidelines for modification or extension of the program are given. The program is written in FORTRAN and utilizes a CALCOMP plotter to produce the drawing.

**Key Words and Document Analysis. 17a. Descriptors**

Logic design, logic circuits, logical elements, programs (computers), plotters.

**Identifiers/Open-Ended Terms**

Feed-forward networks, computer-aided-design, American Standard Graphic Symbols, Uniform Shapes.

**COSATI Field/Group**

**Availability Statement**

Release unlimited

**19. Security Class (This Report)**

UNCLASSIFIED

**21. No. of Pages**

47

**20. Security Class (This Page)**

UNCLASSIFIED

**22. Price**

AUG 1 1 1973



















MAR 26 1974



UNIVERSITY OF ILLINOIS-URBANA

510.84 (L6R no. C002 no.577-582(1973  
On-line filing (OLF) a program package



3 0112 088400707